RubyGems Navigation menu

rggen 0.14.0

RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to control/status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, Wiki documents, from human readable register map specifications.

Versions:

  1. 0.27.2 - August 30, 2022 (15.5 KB)
  2. 0.27.1 - August 21, 2022 (15.5 KB)
  3. 0.27.0 - July 05, 2022 (15.5 KB)
  4. 0.26.2 - June 13, 2022 (15.5 KB)
  5. 0.26.1 - June 07, 2022 (15.5 KB)
  6. 0.14.0 - September 03, 2019 (8.5 KB)
Show all versions (52 total)

Development Dependencies (1):

Owners:

Pushed by:

Authors:

  • Taichi Ishitani

SHA 256 checksum:

d4dee516c1f51c2cb609296ed62ce807483b263cf0e8ddb1bbdeae0bf2a46b70

Total downloads 65,740

For this version 1,401

Gemfile:
= Copy to clipboard Copied!

install:
=

License:

MIT

Required Ruby Version: >= 2.3

New versions require MFA: true

Links: