RubyGems Navigation menu

rggen 0.20.0

RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to configuration and status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, Wiki documents, from human readable register map specifications.

版本列表:

  1. 0.25.3 - May 17, 2021 (15.5 KB)
  2. 0.25.2 - May 16, 2021 (15.5 KB)
  3. 0.25.1 - March 02, 2021 (9.5 KB)
  4. 0.25.0 - February 28, 2021 (9.5 KB)
  5. 0.24.0 - January 20, 2021 (8.5 KB)
  6. 0.20.0 - July 06, 2020 (8.5 KB)
顯示所有版本(共 46)

Runtime 相依性套件 (5):

Development 相依性套件 (1):

擁有者:

Pushed by:

作者:

  • Taichi Ishitani

SHA 256 checksum:

de28a102876ba811a5ef55c253a84d38af9a31dd1e707ea0168d659f15ed3570

總下載次數 39,011

這個版本 511

Gemfile:
= 複製 已複製

安裝:
=

License:

MIT

Ruby 版本需求: >= 2.4

相關連結: