RubyGems Navigation menu

rggen 0.27.2

RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to configuration and status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.

Versies:

  1. 0.29.0 - January 02, 2023 (15,5 KB)
  2. 0.28.0 - October 10, 2022 (15,5 KB)
  3. 0.27.2 - August 30, 2022 (15,5 KB)
  4. 0.27.1 - August 21, 2022 (15,5 KB)
  5. 0.27.0 - July 05, 2022 (15,5 KB)
Toon alle versies (54 totaal)

Runtime afhankelijkheden (6):

Development afhankelijkheden (1):

bundler >= 0

Eigenaren:

Pushed by:

Authors:

  • Taichi Ishitani

SHA 256 checksum:

fa641f58e8ee807c5dffc3979e1d7ac14d0061a5ddfd7e3ecbea18d975ed12b9

Total downloads 73.234

Voor deze versie 416

Gemfile:
= Copy to clipboard Copied!

Installeer:
=

Licentie:

MIT

Required Ruby Version: >= 2.6

New versions require MFA: true

Version published with MFA: true

Links: