rggen 0.9.0
RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to control/status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, from human readable register map documents.
Gemfile:
=
インストール:
=
Runtime依存関係 (3):
Development依存関係 (1):
bundler
>= 0
所有者:
プッシュ者:
作者:
-
Taichi Ishitani
SHA 256チェックサム:
=