RubyGems Navigation menu

rggen 0.34.0

RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate source code related to control and status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.

Gemfile:
=

install:
=

Versions:

  1. 0.34.0 January 23, 2025 (16 KB)
  2. 0.33.4 November 28, 2024 (16 KB)
  3. 0.33.3 July 20, 2024 (16 KB)
  4. 0.33.2 June 11, 2024 (16 KB)
  5. 0.33.1 January 23, 2024 (16 KB)
Show all versions (71 total)

Runtime Dependencies (6):

rggen-c-header ~> 0.6.0
rggen-core ~> 0.34.0
rggen-default-register-map ~> 0.34.0
rggen-markdown ~> 0.27.0
rggen-spreadsheet-loader ~> 0.26.0
rggen-systemverilog ~> 0.34.0
Show all transitive dependencies

Owners:

Pushed by:

Authors:

  • Taichi Ishitani

SHA 256 checksum:

=
← Previous version

Total downloads 103,321

For this version 95

Version Released:

License:

MIT

Required Ruby Version: >= 3.1

New versions require MFA: true

Version published with MFA: true

Links:

Homepage Wiki Mailing List Bug Tracker Download Review changes Badge Subscribe RSS Report abuse Reverse dependencies