rggen 0.9.0

RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to control/status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, from human readable register map documents.

Gemfile:
= 复制到剪贴板已复制！

安装:
=

版本列表:

0.33.1 - January 23, 2024 (16.0 KB)
0.33.0 - January 22, 2024 (16.0 KB)
0.32.2 - January 03, 2024 (16.0 KB)
0.32.0 - December 28, 2023 (16.0 KB)
0.31.3 - October 18, 2023 (16.0 KB)
0.9.0 - July 26, 2019 (44.0 KB)

显示所有版本 (共 67 个)

Runtime 依赖 (3):

rggen-core ~> 0.9

rggen-spreadsheet-loader ~> 0.9

rggen-systemverilog ~> 0.9

Development 依赖 (1):

bundler >= 0

显示所有传递性依赖

业主:

推送:

作者:

Taichi Ishitani

SHA 256 校验和:

e6696e4e73fce19049f5fd0fef27bb9e84ba7aefc0e9e12b78322b2796746ad2